Lumped Versus Distributed RC and RLC Interconnect Impedances
نویسندگان
چکیده
Abstract— A Fourier analysis of on-chip signals in CMOS integrated circuits is presented in this paper. It is demonstrated that on-chip signals can be approximated by a Fourier series up to the th harmonic component. The effective load impedance characterizing a distributed RC and RLC line driven by a CMOS logic gate is based on a Fourier analysis of the on-chip signals. The voltage waveform based on the effective load impedance approaches a distributed RC and RLC line approximated by sections of lumped RC and RLC elements.
منابع مشابه
Optimum Repeater Insertion Based on a CMOS Delay Model for On-Chip RLC Interconnect
A closed form expression for the propagation delay of a CMOS gate driving a distributed RLC line is introduced that is within 7% of SPICE simulations for a wide range of RLC loads. This expression is based on the alpha power law for deep submicrometer technologies. It is shown that the error in the propagation delay if inductance is neglected and the interconnect is treated as a distributed RC ...
متن کاملRepeater insertion in RLC lines for minimum propagation delay
A closed form expression for the propagation delay of a CMOS gate driving a distributed RLC line is introduced that is within 5% of dynamic circuit simulations for a wide range of RLC loads. It is shown that the traditional quadratic dependence of the propagation delay on the length of an RC line approaches a linear dependence as inductance effects increase. The closed form delay model is appli...
متن کاملEffects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits
A closed form expression for the propagation delay of a CMOS gate driving a distributed RLC line is introduced that is within 5% of dynamic circuit simulations for a wide range of RLC loads. It is shown that the traditional quadratic dependence of the propagation delay on the length of an RC line approaches a linear dependence as inductance effects increase. The closed form delay model is appli...
متن کاملOn-chip inductance cons and pros
This paper provides a high level survey of the increasing effects of on-chip inductance. These effects are classified into desirable and nondesirable effects. Among the undesirable effects of on-chip inductance are higher interconnect coupling noise and substrate coupling, challenges for accurate extraction, the required modifications of the infrastructure of CAD tools, and the inevitably slowe...
متن کاملcient Analyses and Models of VLSI and MCM Interconnects
In performance-driven interconnect design, delay estimators are used to determine both the topol-ogy and the layout of good routing trees. We address the class of moment-matching methods used to model distributed RLC interconnects with a small number of lumped segment models. We provide new non-uniform segment models which match the transfer function of a general interconnect line with source a...
متن کامل